100	C	corres. a	and N	lail image	2	AFIZ
9 2003 ² 2	F	30	(F		PTO/SB/21 (08-0
			Applic	ation Number	10/157,3	36
TRANSMITTAL			Filing Date		May 28, 2002	
			First Named Inventor		Takayuki , Yamawaki	
(to be used for all correspondence after initial fi			filing) Art Unit		2834	
			Exami	ner Name	Iraja A. H	lohandesi
Total Number of Pages Submission	15	Attorn	Attorney Docket Number 084790-000000US		000000US	
1		ENC	LOSURE	S (Check all that appl	ly)	
Fee Transmittal Form		Drawing(s)		After Allowance Communication to Group		
Fee Attached		Licensing-related Papers		Appeal Communication to Board of Appeals and Interferences		
Amendment/Reply					Appeal Communication to Group (Appeal Notice, Brief, Reply Brief)	
After Final		Petition to Convert to a Provisional Application			Proprietary Information	
Affidavits/declaration(s)		Power of Attorney, Revocation Change of Correspondence Address			Status Letter	
Extension of Time Request		Terminal Disclaimer			Other Enclosure(s) (please identify below):	
Express Abandonment Request		Request for Refund CD, Number of CD(s)			Return Postcard; Fee Trans. SB/17 (1 pg., 2 copies); Suppl. Amendment (12 pgs.).	
Information Disclos	sure Statement					
Certified Copy of Priority Document(s)		Remarks Account 20-1430.		authorized to	o charge any additional fees to Depos	
Response to Missi Incomplete Applica				J		
Response to under 37 CFF	Missing Parts R 1.52 or 1.53					
				ICANT, ATTORNEY	, OR AGEN	IT
Firm Townsend and Townsend and Crew LLP or William Michael Hynes Reg. No. 24,168						
Individual Villiam Michael Hynes Reg. No. 24, 100						
Signature	my	in		ener	HY	5
Date 10/06/2003						·····
		CERTIFIC	ATE OI	TRANSMISSION/M	AILING	
I hereby certify that this corr as first class mail in an enve	espondence is being lope addressed to: C	facsimile trans commissioner f	mitted to for Patents	he USPTO or deposited wi P.O. Box 1450, Alexandria	ith the United S a, VA 22313-14	tates Postal Service with sufficient postage 450 on the date shown below.
Typed or printed name Dana Kane		\frown				
Signature			7		Date	10/06/2003

IN THE CLAIMS:

The status of each claim that has been introduced in the above-referenced application is set forth in the ensuing listing of the claims. This listing of the claims replaces all prior claims listings.

(Currently amended) A semiconductor device package, comprising:
 a semiconductor die with a plurality of bond pads arranged on an active surface thereof;
 a tape positioned over said<u>the</u> active surface, said<u>the</u> tape including at least one slot formed therethrough, each of said<u>the</u> plurality of bond pads being exposed through said<u>the</u> at least one slot, at least one end of said<u>the</u> at least one slot extending beyond an outer periphery of saidthe semiconductor die;

a substrate element positioned over said<u>the</u> tape opposite said<u>the</u> semiconductor die, said<u>the</u> substrate element including a plurality of contact areas, each contact area of said<u>the</u> plurality corresponding to a bond pad of said<u>the</u> plurality of bond pads and electrically connected thereto by way of an intermediate conductive element that extends through at least one opening formed through said<u>the</u> substrate element and aligned with said<u>the</u> at least one slot of said<u>the</u> tape, said<u>the</u> substrate element further including a contact pad in communication with each contact area of said<u>the</u> plurality of contact areas by way of a substantially laterally extending conductive trace;

a quantity of encapsulant material substantially filling a volume defined by saidthe at least one slot of saidthe tape and saidthe at least one opening of saidthe substrate element; and a coverlay secured to a surface of saidthe substrate element opposite saidthe tape, saidthe coverlay substantially covering at least saidthe at least one opening through saidthe substrate element, contact pads of saidthe substrate element being exposed beyond or through saidthe coverlay.

2. (Currently amended) The semiconductor device package of claim 1, wherein saidthe plurality of bond pads is arranged substantially linearly along a central region of saidthe active surface of saidthe semiconductor die.

3. (Currently amended) The semiconductor device package of claim 1, wherein said<u>the</u> tape is formed from a material having a coefficient of thermal expansion similar to a coefficient of thermal expansion of a material of said<u>the</u> semiconductor die.

4. (Currently amended) The semiconductor device package of claim 3, wherein saidthe substrate element has a coefficient of thermal expansion similar to saidthe coefficient of thermal expansion of saidthe material of saidthe semiconductor die.

5. (Currently amended) The semiconductor device package of claim 1, wherein both ends of saidthe at least one slot formed through saidthe tape extend beyond saidthe outer periphery of saidthe semiconductor die.

6. (Currently amended) The semiconductor device package of claim 1, wherein saidthe tape is adhesively secured to saidthe active surface of saidthe semiconductor die and to saidthe substrate element.

7. (Currently amended) The semiconductor device package of claim 1, wherein saidthe substrate element comprises at least one of an interposer and a carrier substrate.

8. (Currently amended) The semiconductor device package of claim 1, wherein saidthe substrate element comprises silicon.

9. (Currently amended) The semiconductor device package of claim 1, wherein saidthe quantity of encapsulant material substantially encapsulates each intermediate conductive element.

10. (Currently amended) The semiconductor device package of claim 9, wherein saidthe quantity of encapsulant material protrudes above a major plane of an exposed surface of saidthe substrate element opposite saidthe semiconductor die.

11. (Currently amended) The semiconductor device package of claim 1, wherein saidthe substrate element includes a recessed area adjacent saidthe at least one opening, each contact area of saidthe plurality of contact areas being located within saidthe recessed area.

12. (Currently amended) The semiconductor device package of claim 11, wherein saidthe quantity of encapsulant material substantially fills saidthe recessed area.

13. (Currently amended) The semiconductor device package of claim 12, wherein saidthe quantity of encapsulant material substantially encapsulates each saidthe intermediate conductive element.

14. (Currently amended) The semiconductor device package of claim 12, wherein saidthe quantity of encapsulant material does not extend substantially beyond a major plane of an exposed surface of saidthe substrate element.

15. (canceled)

16. (Currently amended) The semiconductor device package of claim 1, wherein said<u>the</u> coverlay comprises a recessed area within which each intermediate conductive element is contained.

17. (Currently amended) The semiconductor device package of claim 1, wherein saidthe coverlay is secured to saidthe substrate element with an adhesive material.

18. (Currently amended) The semiconductor device package of claim 17, wherein saidthe adhesive material comprises a pressure sensitive adhesive material.

19. (Canceled)

.

20. (Currently amended) The semiconductor device package of claim 1, further comprising discrete conductive elements protruding from at least some of saidthe contact pads.

21. (Currently amended) A semiconductor device assembly, comprising:
a semiconductor die with at least one bond pad on an active surface thereof;
a tape secured to saidthe active surface, saidthe tape including a slot formed therethrough with saidthe at least one bond pad being exposed through saidthe slot, at least one end of saidthe slot extending beyond an outer periphery of saidthe semiconductor die;
a substrate element positioned over saidthe semiconductor die opposite saidthe tape from saidthe semiconductor die, saidthe substrate element including at least one opening formed therethrough through which saidthe at least one bond pad is exposed; and
a coverlay adhesively secured to a surface of saidthe substrate element opposite saidthe tape, saidthe coverlay substantially covering at least saidthe at least one opening through saidthe substrate element.

22. (Currently amended) The assembly of claim 21, wherein said<u>the</u> semiconductor die includes a plurality of bond pads arranged substantially linearly along a central region of saidthe active surface.

23. (Currently amended) The assembly of claim 21, wherein said<u>the</u> tape has a similar coefficient of thermal expansion to a coefficient of thermal expansion of said<u>the</u> substrate element.

24. (Currently amended) The assembly of claim 23, wherein said<u>the</u> semiconductor die has a similar coefficient of thermal expansion to said<u>the</u> coefficient of thermal expansion of said<u>the</u> substrate element.

25. (Currently amended) The assembly of claim 21, wherein two ends of saidthe slot extend beyond saidthe outer periphery of saidthe semiconductor die.

26. (Currently amended) The assembly of claim 21, wherein saidthe at least one end of saidthe slot receives encapsulant material.

27. (Currently amended) The assembly of claim 25, wherein one of <u>saidthe</u> two ends of <u>saidthe</u> slot is positioned so as to facilitate displacement of air from <u>saidthe</u> slot while an encapsulant material is being introduced at least into a volume defined by <u>saidthe</u> slot from the other of <u>said</u>the two ends.

28. (Currently amended) The assembly of claim 21, wherein saidthe substrate element comprises at least one of an interposer and a carrier substrate.

29. (Currently amended) The assembly of claim 21, wherein saidthe substrate element includes a recessed area formed adjacent saidthe at least one opening in a surface of saidthe substrate element located opposite saidthe tape.

30. (Currently amended) The assembly of claim 29, wherein saidthe substrate element includes at least one contact area corresponding to saidthe at least one bond pad of saidthe semiconductor die.

31. (Currently amended) The assembly of claim 30, wherein saidthe at least one contact area is located within saidthe recessed area.

32. (Currently amended) The assembly of claim 31, wherein saidthe recessed area receives a portion of an intermediate conductive element that extends between saidthe at least one bond pad and saidthe at least one contact area.

33. (Currently amended) The assembly of claim 21, wherein saidthe substrate element includes at least one contact area that corresponds to saidthe at least one bond pad of saidthe semiconductor die and at least one contact pad in electrical communication with saidthe at least one contact area.

34. (Currently amended) The assembly of claim 33, further comprising at least one intermediate conductive element electrically connecting saidthe at least one bond pad to saidthe at least one contact area.

35. (Currently amended) The assembly of claim 34, wherein said<u>the</u> at least one intermediate conductive element extends through said<u>the</u> slot of said<u>the</u> tape and said<u>the</u> at least one opening of said<u>the</u> substrate element.

36. (canceled)

37. (Currently amended) The assembly of claim 21, wherein saidthe coverlay includes a recessed area configured to communicate with saidthe at least one opening.

38. (Currently amended) The assembly of claim 37, wherein <u>saidthe</u> recessed area is configured to receive a portion of at least one intermediate conductive element electrically connecting <u>saidthe</u> at least one bond pad of <u>saidthe</u> semiconductor die to a contact area on a surface of <u>saidthe</u> substrate element adjacent <u>saidthe</u> at least one opening formed therethrough.

39. (Currently amended) The assembly of claim 21, wherein saidthe coverlay, saidthe at least one opening formed through saidthe substrate element, saidthe slot formed through saidthe tape, and saidthe semiconductor die together form a receptacle.

40. (Currently amended) The assembly of claim 39, wherein said<u>the</u> receptacle at least partially contains a quantity of encapsulant material.

41. (Currently amended) A method for packaging at least an active surface of a semiconductor die, comprising:

- positioning a tape over the active surface so that at least one bond pad on the active surface is exposed through a slot formed through <u>saidthe</u> tape and at least one end of <u>saidthe</u> slot extends beyond an outer periphery of the semiconductor die;
- positioning a substrate element over saidthe tape so that saidthe at least one bond pad is exposed through at least one opening formed through saidthe substrate element and aligned with saidthe slot, saidthe substrate element including at least one contact area corresponding to saidthe at least one bond pad;

electrically connecting said<u>the</u> at least one bond pad to said<u>the</u> at least one contact area; adhesively securing a coverlay to an exposed surface of said<u>the</u> substrate element to substantially

cover said<u>the</u> at least one opening formed through said<u>the</u> substrate element; and introducing encapsulant material through said<u>the</u> at least one end into a receptacle formed by said<u>the</u> coverlay, said<u>the</u> at least one opening, said<u>the</u> slot, and said<u>the</u> semiconductor die from a location opposite the semiconductor die from said<u>the</u> tape. 42. (Currently amended) The method of claim 41, wherein said positioning said<u>the</u> tape comprises positioning over the semiconductor die a tape having a similar coefficient of thermal expansion to a coefficient of thermal expansion of the semiconductor die.

43. (Currently amended) The method of claim 42, wherein said positioning saidthe substrate element comprises positioning over saidthe tape a substrate element having a similar coefficient of thermal expansion to saidthe coefficient of thermal expansion of the semiconductor die.

44. (Currently amended) The method of claim 43, wherein said positioning said<u>the</u> substrate element comprises positioning a substrate element comprising silicon over said<u>the</u> tape.

45. (Currently amended) The method of claim 41, wherein said positioning said<u>the</u> tape comprises orienting said<u>the</u> slot with another end thereof extending laterally beyond said<u>the</u> outer periphery of the semiconductor die.

46. (Currently amended) The method of claim 41, further including securing said<u>the</u> tape to the active surface of the semiconductor die.

47. (Currently amended) The method of claim 46, wherein said securing comprises adhering saidthe tape to the active surface.

48. (Currently amended) The method of claim 41, wherein said positioning said<u>the</u> substrate element comprises positioning at least one of an interposer and a carrier substrate over said<u>the</u> tape.

49. (Currently amended) The method of claim 41, wherein said positioning said<u>the</u> substrate element comprises positioning over said<u>the</u> tape a substrate element comprising a recessed area adjacent said<u>the</u> at least one opening and including therein said<u>the</u> at least one contact area.

50. (Currently amended) The method of claim 49, wherein said introducing comprises introducing a portion of said<u>the</u> encapsulant material into said<u>the</u> recessed area.

51. (Currently amended) The method of claim 41, wherein said electrically connecting comprises connecting at least one intermediate conductive element between said<u>the</u> at least one bond pad and said<u>the</u> at least one contact area.

52. (Currently amended) The method of claim 51, wherein said connecting said<u>the</u> at least one intermediate conductive element comprises wire bonding.

53. (Currently amended) The method of claim 51, wherein said connecting said<u>the</u> at least one intermediate conductive element comprises extending said<u>the</u> at least one intermediate conductive element through said<u>the</u> slot formed through said<u>the</u> tape and said<u>the</u> at least one opening formed through said<u>the</u> substrate element.

54. (Currently amended) The method of claim 41, wherein said positioning said<u>the</u> coverlay comprises positioning over said<u>the</u> substrate element a coverlay including a recessed area alignable over said<u>the</u> at least one opening and over intermediate conductive elements extending through said<u>the</u> at least one opening.

55. (Currently amended) The method of claim 41, further including securing said<u>the</u> substrate element to said<u>the</u> tape.

56. (Currently amended) The method of claim 55, wherein said securing comprises adhesively securing saidthe substrate element to saidthe tape.

57. (canceled)

.

58. (Currently amended) The method of claim 41, wherein said <u>adhesively</u> securing comprises securing <u>saidthe</u> coverlay to <u>saidthe</u> substrate element with a pressure sensitive adhesive.

59. (Currently amended) The method of claim 58, wherein said <u>adhesively</u> securing comprises removably securing said<u>the</u> coverlay to <u>saidthe</u> substrate element.

60. (Currently amended) The method of claim 41, wherein said introducing comprises substantially filling said<u>the</u> slot formed through said<u>the</u> tape and said<u>the</u> at least one opening formed through said<u>the</u> substrate element with said<u>the</u> encapsulant material.

61. (Currently amended) The method of claim 41, wherein said introducing comprises substantially encapsulating at least one intermediate conductive element electrically connecting saidthe at least one bond pad to saidthe at least one contact area.

62. (Currently amended) The method of claim 41, wherein said positioning saidthe coverlay comprises forming saidthe receptacle, including saidthe slot and saidthe at least one opening, within which saidthe at least one bond pad is located.

63. (Currently amended) A method for preparing a semiconductor die for packaging, comprising:

positioning a tape over at least an active surface of the semiconductor die, saidthe tape including a slot through which at least one bond pad on the active surface of the semiconductor die

is exposed, at least a portion of said<u>the</u> slot extending laterally beyond an outer periphery of the semiconductor die;

positioning a substrate element over said<u>the</u> tape with at least one opening formed through said<u>the</u> substrate element being located at least partially over said<u>the</u> slot; and adhesively securing a coverlay to said<u>the</u> substrate element to substantially seal said<u>the</u> at least one opening, said<u>the</u> coverlay and lateral edges of said<u>the</u> at least one opening and said<u>the</u> slot forming a receptacle.

64. (Currently amended) The method of claim 63, further comprising electrically connecting saidthe at least one bond pad to at least one contact area located on a surface of saidthe substrate element opposite saidthe tape, proximate saidthe at least one opening.

65. (Currently amended) The method of claim 64, wherein said electrically connecting comprises connecting at least one intermediate conductive element between said<u>the</u> at least one bond pad and said<u>the</u> at least one contact area.

66. (Currently amended) The method of claim 65, wherein said connecting saidthe at least one intermediate conductive element comprises positioning saidthe at least one intermediate conductive element at least partially within saidthe slot and saidthe at least one opening.

67. (Currently amended) The method of claim 63, wherein said positioning said<u>the</u> tape comprises positioning a tape having a coefficient of thermal expansion similar to a coefficient of thermal expansion of the semiconductor die.

68. (Currently amended) The method of claim 67, wherein said positioning said<u>the</u> substrate element comprises positioning over said<u>the</u> tape a substrate element having a coefficient of thermal expansion similar to said<u>the</u> coefficient of thermal expansion of the semiconductor die.

69. (Currently amended) The method of claim 63, wherein said positioning said<u>the</u> tape comprises positioning said<u>the</u> tape with at least two regions of said<u>the</u> slot extending laterally beyond said<u>the</u> outer periphery of the semiconductor die.

70. (Currently amended) The method of claim 63, further comprising securing saidthe tape to the active surface of the semiconductor die.

.

71. (Currently amended) The method of claim 70, wherein said securing comprises adhesively securing saidthe tape to the active surface of the semiconductor die.

72. (Currently amended) The method of claim 64, wherein said positioning said<u>the</u> substrate element comprises positioning over said<u>the</u> tape a substrate element including a recessed area adjacent at least a portion of an edge of said<u>the</u> at least one opening, said<u>the</u> at least one contact area being located within said<u>the</u> recessed area.

73. (Currently amended) The method of claim 63, wherein said positioning said<u>the</u> substrate element comprises positioning over said<u>the</u> tape a substrate element comprising at least one of an interposer and a carrier substrate.

74. (Currently amended) The method of claim 63, further comprising securing said the substrate element to said the tape.

75. (Currently amended) The method of claim 74, wherein said securing comprises adhesively securing saidthe substrate element to saidthe tape.

76. (Currently amended) The method of claim 63, wherein said positioning said<u>the</u> coverlay comprises positioning over said<u>the</u> substrate element a coverlay comprising a recess

formed therein, said<u>the</u> recess being positioned so as to communicate with said<u>the</u> at least one opening formed through said<u>the</u> substrate element when said positioning is effected.

77. (canceled)

.

78. (Currently amended) The method of claim 63, wherein said <u>adhesively</u> securing comprises adhesively securing <u>saidthe</u> coverlay to <u>saidthe</u> substrate element <u>with a pressure</u> <u>sensitive adhesive</u>.

79. (Currently amended) The method of claim 63, wherein said securing comprises removably securing saidthe coverlay to saidthe substrate element.

80. (Currently amended) A semiconductor device package, comprising:
a semiconductor die with a plurality of bond pads arranged on an active surface thereof;
a tape positioned over saidthe active surface, saidthe tape including at least one slot formed therethrough, each of saidthe plurality of bond pads being exposed through saidthe at least one slot, at least one end of saidthe at least one slot extending beyond an outer periphery of saidthe semiconductor die;

- a substrate element positioned over <u>saidthe</u> tape opposite <u>saidthe</u> semiconductor die, <u>saidthe</u> substrate element including a plurality of contact areas, each contact area of <u>saidthe</u> plurality corresponding to a bond pad of <u>saidthe</u> plurality of bond pads and electrically connected thereto by way of an intermediate conductive element that extends through at least one opening formed through <u>saidthe</u> substrate element and aligned with <u>saidthe</u> at least one slot of <u>saidthe</u> tape, <u>saidthe</u> substrate element further including a contact pad in communication with each contact area of <u>saidthe</u> plurality of contact areas by way of a substantially laterally extending conductive trace;
- a quantity of encapsulant material substantially filling a volume defined by saidthe at least one slot of saidthe tape and saidthe at least one opening of saidthe substrate element; and

a coverlay positioned over a surface of said<u>the</u> substrate element opposite said<u>the</u> tape, said<u>the</u> coverlay substantially covering at least said<u>the</u> at least one opening through said<u>the</u> substrate element, contact pads of said<u>the</u> substrate element being exposed through or beyond saidthe coverlay.

81. (Currently amended) The semiconductor device package of claim 80, wherein saidthe plurality of bond pads is arranged substantially linearly along a central region of saidthe active surface of saidthe semiconductor die.

82. (Currently amended) The semiconductor device package of claim 80, wherein saidthe tape is formed from a material having a coefficient of thermal expansion similar to a coefficient of thermal expansion of a material of saidthe semiconductor die.

83. (Currently amended) The semiconductor device package of claim 82, wherein saidthe substrate element has a coefficient of thermal expansion similar to saidthe coefficient of thermal expansion of saidthe material of saidthe semiconductor die.

84. (Currently amended) The semiconductor device package of claim 80, wherein both ends of saidthe at least one slot formed through saidthe tape extend beyond saidthe outer periphery of saidthe semiconductor die.

85. (Currently amended) The semiconductor device package of claim 80, wherein saidthe tape is adhesively secured to saidthe active surface of saidthe semiconductor die and to saidthe substrate element.

86. (Currently amended) The semiconductor device package of claim 80, wherein said the substrate element comprises at least one of an interposer and a carrier substrate.

87. (Currently amended) The semiconductor device package of claim 80, wherein saidthe substrate element comprises silicon.

88. (Currently amended) The semiconductor device package of claim 80, wherein saidthe quantity of encapsulant material substantially encapsulates each intermediate conductive element.

89. (Currently amended) The semiconductor device package of claim 88, wherein saidthe quantity of encapsulant material protrudes above a major plane of an exposed surface of saidthe substrate element opposite saidthe semiconductor die.

90. (Currently amended) The semiconductor device package of claim 80, wherein saidthe substrate element includes a recessed area adjacent saidthe at least one opening, each contact area of saidthe plurality of contact areas being located within saidthe recessed area.

91. (Currently amended) The semiconductor device package of claim 90, wherein saidthe quantity of encapsulant material substantially fills saidthe recessed area.

92. (Currently amended) The semiconductor device package of claim 91, wherein said<u>the</u> quantity of encapsulant material substantially encapsulates each said<u>the</u> intermediate conductive element.

93. (Currently amended) The semiconductor device package of claim 91, wherein saidthe quantity of encapsulant material does not extend substantially beyond a major plane of an exposed surface of saidthe substrate element.

94. (Currently amended) The semiconductor device package of claim 80, wherein said<u>the</u> coverlay comprises a recessed area within which each intermediate conductive element is contained.

95. (Currently amended) The semiconductor device package of claim 80, wherein saidthe coverlay is secured to saidthe surface of saidthe substrate element.

96. (Currently amended) The semiconductor device package of claim 95, wherein said<u>the</u> coverlay is secured to said<u>the</u> surface of said<u>the</u> substrate element with an adhesive material.

97. (Currently amended) The semiconductor device package of claim 96, wherein saidthe adhesive material comprises a pressure sensitive adhesive material.

98. (Currently amended) The semiconductor device package of claim 80, further comprising discrete conductive elements protruding from at least some of saidthe contact pads.

99. (Currently amended) A method for preparing a semiconductor die for packaging, comprising:

positioning a tape over at least an active surface of the semiconductor die, saidthe tape including a slot through which at least one bond pad on the active surface of the semiconductor die is exposed, at least a portion of saidthe slot extending laterally beyond an outer periphery of the semiconductor die;

positioning a substrate element over said<u>the</u> tape with at least one opening formed through said<u>the</u> substrate element being located at least partially over said<u>the</u> slot; and positioning a coverlay over said<u>the</u> substrate element to substantially seal said<u>the</u> at least one opening, said<u>the</u> coverlay and lateral edges of said<u>the</u> at least one opening and said<u>the</u> slot forming a receptacle, contact pads exposed to <u>at</u> a surface of said<u>the</u> substrate element adjacent to which said<u>the</u> coverlay is positioned being exposed through or beyond an outer periphery of said<u>the</u> coverlay.

100. (Currently amended) The method of claim 99, further comprising electrically connecting saidthe at least one bond pad to at least one contact area located on a surface of saidthe substrate element opposite saidthe tape, proximate saidthe at least one opening.

L

101. (Currently amended) The method of claim 100, wherein said electrically connecting comprises connecting at least one intermediate conductive element between said<u>the</u> at least one bond pad and said<u>the</u> at least one contact area.

102. (Currently amended) The method of claim 101, wherein said connecting said<u>the</u> at least one intermediate conductive element comprises positioning said<u>the</u> at least one intermediate conductive element at least partially within said<u>the</u> slot and said<u>the</u> at least one opening.

103. (Currently amended) The method of claim 99, wherein said positioning said<u>the</u> tape comprises positioning a tape having a coefficient of thermal expansion similar to a coefficient of thermal expansion of the semiconductor die.

104. (Currently amended) The method of claim 103, wherein said positioning said<u>the</u> substrate element comprises positioning over said<u>the</u> tape a substrate element having a coefficient of thermal expansion similar to said<u>the</u> coefficient of thermal expansion of the semiconductor die.

105. (Currently amended) The method of claim 99, wherein said positioning said<u>the</u> tape comprises positioning said<u>the</u> tape with at least two regions of said<u>the</u> slot extending laterally beyond said<u>the</u> outer periphery of the semiconductor die.

Serial No. 09/916,197

106. (Currently amended) The method of claim 99, further comprising securing said the tape to the active surface of the semiconductor die.

107. (Currently amended) The method of claim 106, wherein said securing comprises adhesively securing saidthe tape to the active surface of the semiconductor die.

108. (Currently amended) The method of claim 100, wherein said positioning said<u>the</u> substrate element comprises positioning over said<u>the</u> tape a substrate element including a recessed area adjacent at least a portion of an edge of said<u>the</u> at least one opening, said<u>the</u> at least one contact area being located within said<u>the</u> recessed area.

109. (Currently amended) The method of claim 99, wherein said positioning said<u>the</u> substrate element comprises positioning over said<u>the</u> tape a substrate element comprising at least one of an interposer and a carrier substrate.

110. (Currently amended) The method of claim 99, further comprising securing saidthe substrate element to saidthe tape.

111. (Currently amended) The method of claim 110, wherein said securing comprises adhesively securing said<u>the</u> substrate element to said<u>the</u> tape.

112. (Currently amended) The method of claim 99, wherein said positioning said<u>the</u> coverlay comprises positioning over said<u>the</u> substrate element a coverlay comprising a recess formed therein, said<u>the</u> recess being positioned so as to communicate with said<u>the</u> at least one opening formed through said<u>the</u> substrate element when said positioning is effected.

113. (Currently amended) The method of claim 99, wherein said positioning said the coverlay includes securing said the coverlay to said the substrate element.

114. (Currently amended) The method of claim 113, wherein said securing comprises removably securing said the coverlay to said the substrate element.

115. (Currently amended) The method of claim 113, wherein said <u>adhesively</u> securing comprises removably securing <u>saidthe</u> coverlay to <u>saidthe</u> substrate element.

116. (Currently amended) The assembly of claim 21, wherein saidthe coverlay is secured to saidthe surface of saidthe substrate element with an adhesive material.

117. (Currently amended) The assembly of claim 116, wherein saidthe adhesive material comprises a pressure sensitive adhesive material.

118. (Currently amended) The assembly of claim 21, wherein saidthe coverlay is removably secured to saidthe surface of saidthe substrate element.

IN THE DRAWINGS:

The attached replacement sheet of drawings includes a change to FIG. 5. Specifically, FIG. 5 has been corrected to include reference character 42 with an appropriate lead line. An annotated sheet showing this change was filed April 29, 2003 and has already been approved. The attached replacement sheet, which includes FIGs. 5 and 6, replaces all previous drawing sheets submitted for FIGs. 5 and 6. (See attached Replacement Sheet.)

REMARKS

The Final Office Action dated August 7, 2003, has been received and reviewed.

Claims 1-14, 16-35, 37-56, 58-76, and 78-118 were previously pending and under consideration in the above-referenced application. Of these, claims 80-98 have been allowed. In addition, the Office has indicated that claims 17-19, 58, 59, 78, 116, and 117 recite allowable subject matter. Claims 1-14, 15, 20-35, 37-56, 60-76, 79, 99-115, and 118 stand rejected, however.

It is proposed that each of claims 1-14, 16-18, 20-35, 37-56, 58-76, and 78-118 be amended as set forth in the preceding listing of the claims.

It is also proposed that claim 19 be canceled without prejudice or disclaimer. Reconsideration of the above-referenced application is respectfully requested.

Rejections Under 35 U.S.C. § 112, Second Paragraph

Claims 99-115 stand rejected under 35 U.S.C. § 112, second paragraph, as being indefinite. Specifically, the Office has objected to the recitation in claim 99 that contact pads are "exposed to" a surface of a substrate.

It is proposed that claim 99 be amended to replace the recitation of "exposed to" with "at." It is respectfully submitted that this amendment to claim 99 does not change the scope of independent claim 99 and that it removes any indefiniteness that may have been present with the congruent recitation of "exposed to."

It is, therefore, respectfully requested that the 35 U.S.C. § 112, second paragraph, rejection of claims 99-115 be withdrawn.

Rejections Under 35 U.S.C. § 103(a)

Claims 1-14, 16-18, 20-35, 37-56, 58-76, 78, 79, and 116-118 stand rejected under 35 U.S.C. § 103(a).

M.P.E.P. § 706.02(j) sets forth the standard for a rejection under 35 U.S.C. § 103(a):

To establish a *prima facie* case of obviousness, three basic criteria must be met. First, there must be some suggestion or motivation, either in the references themselves or in the knowledge generally

available to one of ordinary skill in the art, to modify the reference or combine reference teachings. Second, there must be a reasonable expectation of success. Finally, the prior art reference (or references when combined) must teach or suggest all the claim limitations. The teaching or suggestion to make the claimed combination and the reasonable expectation of success must both be found in the prior art, and not based on applicant's disclosure. *In re Vaeck*, 947 F.2d 488, 20 USPQ2d 1438 (Fed. Cir. 1991).

Takehara Alone or in View of Sasaki

Claims 1, 2, 6, 7, 9, 10, 16, and 20 stand rejected under 35 U.S.C. § 103(a) for reciting subject matter which is purportedly unpatentable over that taught in U.S. Patent 6,476,507 to Takehara (hereinafter "Takehara") alone or, in the alternative, in view of the teachings of U.S. Patent 6,175,159 to Sasaki (hereinafter "Sasaki").

Takehara describes a semiconductor device assembly that includes a semiconductor die, a tape positioned over and secured to an active surface of the semiconductor die, and a substrate element positioned over and secured to the tape. The semiconductor die includes bond pads that are arranged substantially linearly. The tape includes a slot through which the bond pads of the semiconductor die are exposed. Takehara also explains, at col. 11, lines 43-45, that the slot may extend beyond the outer periphery of the semiconductor die. The substrate includes a slot which is aligned with the slot of the tape.

When the assembly of Takehara is packaged, it is introduced into a cavity 13, 14 of a mold 10, 11. Col. 7, lines 54-65. As is well known in the art, although the assembly will be held in place within the mold cavity 13, 14, the mold is not actually secured to the substrate but, rather, may be biased thereagainst.

Independent claim 1, as proposed to be amended herein, recites a semiconductor device assembly that includes, among other things, a semiconductor die, a tape, and a substrate element. The semiconductor device assembly of amended independent claim 1 also comprises a coverlay. The coverlay is secured to an opposite surface of said substrate element from that which is secured to the tape. Additionally, the coverlay substantially covers at least one opening formed through the substrate element, while contact pads of the substrate element are exposed beyond or through the coverlay. Page 17 of the Final Office Action indicates that neither Takehara nor Sasaki teaches or suggests that contact pads of a substrate element may be exposed through or beyond a coverlay, as was previously recited in claim 19. As this subject matter has been incorporated into amended independent claim 1, it is respectfully submitted that neither Takehara nor Sasaki teaches or suggests each and every element of amended independent claim 1.

It is, therefore, respectfully submitted that the teachings of Takehara, taken either alone or in combination with the teachings of Sasaki, do not support a *prima facie* case of obviousness against the subject matter recited in amended independent claim 1. Thus, under 35 U.S.C. § 103(a), amended independent claim 1 is allowable over the teachings of Takehara, taken either alone or in combination with the subject matter taught in Sasaki.

Each of claims 2, 6, 7, 9, 10, 16, and 20 is allowable, among other reasons, for depending either directly or indirectly from claim 1, which is allowable.

<u>Takehara</u>

Claims 21, 22, 26, 28, 33-35, 37-41, 45-48, 51-56, 60-66, 70, 71, 73-76, 79, and 118 stand rejected under 35 U.S.C. § 103(a) for reciting subject matter which is purportedly unpatentable over the subject matter taught in Takehara.

Independent claim 21, as proposed to be amended herein, recites a semiconductor device assembly which includes, among other things, a semiconductor die, a tape, and a substrate element. The semiconductor device assembly of amended independent claim 21 also comprises a coverlay. The coverlay is adhesively secured to an opposite surface of said substrate element from that which is secured to the tape. Additionally, the coverlay substantially covers at least one opening formed through the substrate element.

As has been acknowledged at page 17 of the Final Office Action, Takehara does not teach or suggest that a mold 10 may be adhesively secured to a substrate element.

Accordingly, it is respectfully submitted that Takehara does not teach or suggest each and every element of amended independent claim 21. As such, Takehara does not provide sufficient basis for the establishment of a *prima facie* case of obviousness against amended independent

claim 21. It is, therefore, respectfully submitted that, under 35 U.S.C. § 103(a), amended independent claim 21 is allowable over the teachings of Takehara.

Claims 22, 26, 28, 33-35, 37-40, and 118 are each allowable, among other reasons, for depending either directly or indirectly from claim 21, which is allowable.

Independent claim 41, as proposed to be amended herein, recites a method for packaging at least an active surface of a semiconductor die. The method of independent claim 41 includes positioning a tape over an active surface of a semiconductor die, positioning a substrate element over the tape, electrically connecting at least one bond pad of the semiconductor die to at least one contact pad of the substrate element, and adhesively securing a coverlay to an exposed surface of the substrate element. The coverlay is positioned so as to substantially cover at least one opening formed through the substrate element. Enclapsulant material is then introduced into a receptacle formed by the coverlay, openings through the tape and the substrate element, and the semiconductor die.

Again, Takehara does not teach or suggest that the mold 10 described therein may be adhesively secured to a substrate element. *See*, Final Office Action, page 17.

It is, therefore, respectfully submitted that Takehara does not teach or suggest each and every element of amended independent claim 41. Thus, Takehara does not provide sufficient basis for the establishment of a *prima facie* case of obviousness against amended independent claim 41. Therefore, under 35 U.S.C. § 103(a), amended independent claim 41 is allowable over the teachings of Takehara.

Claims 45-48, 51-56, and 60-62 are each allowable, among other reasons, for depending either directly or indirectly from claim 41, which is allowable.

Independent claim 63, as proposed to be amended herein, recites a method for preparing a semiconductor die for packaging. That method includes, among other things, positioning a tape over an active surface of a semiconductor die, positioning a substrate element over the tape, electrically connecting at least one bond pad of the semiconductor die to at least one contact pad of the substrate element, and adhesively securing a coverlay to the substrate element. The

coverlay is positioned so as to substantially cover at least one opening formed through the substrate element.

Again, Takehara does not teach or suggest that the mold 10 described therein may be adhesively secured to a substrate element. *See*, Final Office Action, page 17.

In view of this admission, it is clear that Takehara does not teach or suggest each and every element of amended independent claim 63. Thus, the teachings of Takehara cannot alone support a *prima facie* case of obviousness against amended independent claim 63. Therefore, under 35 U.S.C. § 103(a), amended independent claim 63 is allowable over the teachings of Takehara.

Each of claims 64-66, 70, 71, 73-76, and 79 is allowable, among other reasons, for depending either directly or indirectly from claim 63, which is allowable.

Claims 5, 25, 27, and 69 also stand rejected under 35 U.S.C. § 103(a) for being drawn to subject matter which is assertedly unpatentable over teachings from Takehara, taken either alone (claims 5, 25, 27, and 69) or in combination with the teachings of Sasaki (claim 5).

Claim 5 is allowable, among other reasons, for depending from claim 1, which is allowable.

Claims 25 and 27 are both allowable, among other reasons, for respectively depending directly and indirectly from claim 21, which is allowable.

Claim 69 is allowable, among other reasons, for depending from claim 63, which is allowable.

Takehara, Sasaki, Toh, and Farnworth

Claims 8 and 44 stand rejected under 35 U.S.C. § 103(a) for being directed to subject matter which the Office asserts is unpatentable over the subject matter taught in Takehara, in view of teachings from Sasaki and, further, in view of the teachings of U.S. Patent 6,091,140 to Toh et al. (hereinafter "Toh") and U.S. Patent 6,020,629 to Farnworth et al. (hereinafter "Farnworth").

Claim 8 is allowable, among other reasons, as depending from claim 1, which is allowable.

Claim 44 is allowable, among other reasons, as depending indirectly from claim 41, which is allowable.

Takehara, Sasaki, and Eng

Claims 3, 4, 11-14, 23, 24, 29-32, 42, 43, 49, 50, 67, 68, and 72 stand rejected under 35 U.S.C. § 103(a) for reciting subject matter which is purportedly unpatentable over that taught in Takehara and, optionally, Sasaki, in view of teachings from U.S. Patent 6,087,203 to Eng et al. (hereainfter "Eng").

Each of claims 3, 4, and 11-14 is allowable, among other reasons, as depending either directly or indirectly from claim 1, which is allowable.

Claims 23, 24, and 29-32 are each allowable, among other reasons, as depending either directly or indirectly from claim 21, which is allowable.

Each of claims 42, 43, 49, and 50 is allowable, among other reasons, as depending either directly or indirectly from claim 41, which is allowable.

Claims 67, 68, and 72 are each allowable, among other reasons, as depending either directly or indirectly from claim 63, which is allowable.

Allowable Subject Matter

The indications that claims 80-98 have been allowed, that claims 99-115 would be allowed if rewritten or amended to overcome the rejection(s) under 35 U.S.C. § 112, second paragraph, and that claims 17, 18, 19, 58, 59, 78, 116, and 117 recite allowable subject matter are noted with appreciation.

ENTRY OF AMENDMENTS

It is respectfully requested that the proposed amendments be entered. None of the proposed claim amendments introduces new matter into the above-referenced application. Nor does any of the claims, as proposed to be amended, recite subject matter which would require an additional search. Moreover, the proposed amendments to independent claims 1, 21, 41, 63, and 99 narrow the number of issues that remain in the above-referenced application for purposes of appeal. If, for some reason, the proposed claim amendments are not entered, entry thereof is respectfully requested when a Notice of Appeal is filed in the above-referenced application.

CONCLUSION

It is respectfully submitted that each of claims 1-14, 16-18, 20-35, 37-56, 58-76, and 78-118 is allowable. An early notice of the allowability of each of these claims is respectfully solicited, as is an indication that the above-referenced application has been passed for issuance. If any issues preventing allowance of the above-referenced application remain which might be resolved by way of a telephone conference, the Office is kindly invited to contact the undersigned attorney.

Respectfully submitted,

Brick G. Power Registration No. 38,581 Attorney for Applicant(s) TRASKBRITT, PC P.O. Box 2550 Salt Lake City, Utah 84110-2550 Telephone: 801-532-1922

Date: October 7, 2003

BGP/ps:djp Enclosure: Replacement Sheet -- FIGS. 5 & 6 Document in ProLaw